It is essential to cut down the fabrication cost especially in mass production. This paper presents a design methodology in which we reduce the operating frequency of a communication bus under hard real-time constraints so that we can cut down the cost of a communication mechanism of an in-vehicular embedded system. The reduction of the operating frequency contributes to choosing a slower and cheaper wire harness that constitutes an in-vehicular network system. We formalize a bus bandwidth minimization problem to optimize a payload size of a frame under hard real-time constraints on the assumption that each and every signal is uniquely mapped to its own time slot of the time division multiple access (TDMA) scheme. Our experimental results show that our methodology obtained an optimal payload size of a frame and an optimal operating frequency of a bus for several hypothetical automotive benchmarks. Our method achieved one-fifth of the typical bandwidth of a FlexRay bus, that is 10 Mbps, for the SAE benchmark signal set.
Introduction
The application of information technology (IT) to an automobile offers a driver various values such as high safety, high comfort, high convenience, and low energy consumption. The car industry will adopt a larger and more complex embedded system as a means to realizing a competitive automotive product of high function. System designers must now realize a large embedded system while they must lower the fabrication cost for it.
It is essential to cut down the fabrication cost especially in mass production. An automobile includes a large and complex embedded system that is generally expensive. Such an embedded system typically includes a communication mechanism through which an electronic control unit (ECU) communicates with one another under hard real-time constraints. This paper mainly focuses on cutting down the fabrication cost of a communication bus. A luxury car includes over 100 ECUs and 3 km of wire harness whose weight amounts to about 40 kg. An embedded system contains a large quantity of wire harness that affects the fabrication cost of the system. There exist two major network standards: the controller area network (CAN) [1] and the FlexRay [3] . The CAN is the most popular communication network standard. The CAN, however, has difficulty in low determinacy with communication latency because the CAN arbitrates communication messages in a prioritybased fashion. The CAN is also sensitive to the offset and jitter of a communication message. The CAN is incapable of realizing hard real-time applications such as x-by-wire systems from 1 Kyushu University, Fukuoka 819-0395, Japan a) sugihara@slrc.kyushu-u.ac.jp b) iwanaga@soc.ait.kyushu-u.ac.jp lack of determinacy in communication latency [2] . By contrast, the FlexRay network is another communication network standard which provides determinacy in communication latency as well as flexibility in using network bandwidth [3] . The FlexRay offers determinacy in communication latency with the time division multiple access (TDMA) scheme while it offers flexibility in bandwidth utilization with the flexible time division multiple access (FTDMA) scheme. The FlexRay requires to assign every communication message its own time slot(s) so that it can guarantee constant latency and throughput. System designers must schedule every communication message within static segments when designing their system in exchange for obtaining constant latency and throughput. This paper proposes a design methodology which reduces the operating frequency of a FlexRay bus so that it can reduce the cost to fabricating a networked embedded system. This paper assumes a communication mechanism in which each and every communication signal is mapped to its own static slot. The reduction of network bandwidth generally contributes to cutting down the cost of the wire harness. To the best of our knowledge, our work is the first study to minimize the operating frequency of a communication bus by optimizing a network parameter for the TDMA scheme so that the fabrication cost is reduced. The FlexRay specification Version 2.1 Revision A clearly states as follows: Currently the only bit rate defined for FlexRay is 10 Mbit/s. There is, however, the intent that the protocol will be expanded in the future to include bit rates lower than 10 Mbps [3] . Design methodology for reducing the operating frequency of a bus will become beneficial especially after the FlexRay consortium permits designers to change the operating frequency of a bus.
The remainder of this paper is organized as follows: Section 2 c 2013 Information Processing Society of Japan briefly reviews a FlexRay communications system protocol specification. Section 3 discusses and formulates a bandwidth minimization problem in which we assume that the size of a payload segment of a frame is a constant under hard real-time constraints. Section 4 regards the payload size as a variable and extends the bandwidth minimization problem shown in Section 3 for further bandwidth reduction. Section 5 discusses our experiments on bandwidth minimization. Section 6 compares our methodology with that of some of related work. A concluding remark is finally given in Section 7.
FlexRay
This section reviews the FlexRay communications system protocol specification [3] . Further detail should be referred to the FlexRay protocol specification [3] .
Frame
A frame is a container that encapsulates transmitted data. A frame consists of three segments: header segment, payload segment and trailer segment. Figure 1 details the FlexRay frame format. A sender node is to transmit a frame via the FlexRay bus such that the header segment appears first, the payload segment appears next, and the trailer segment appears last. The sender node is to transmit the fields in left to right order as shown in Fig. 1 .
The FlexRay specification defines five sequences, a transmission start sequence (TSS), a frame start sequence (FSS), a byte start sequence (BSS), a frame end sequence (FES), and a dynamic trailing sequence (DTS), for encoding a frame. An encoded frame begins with a TSS and an FSS. A raw frame is split into bytes. A BSS is added to the front of each and every byte. An FES is added just after the last byte data of raw data. A DTS is also added after an FES of an encoded frame in a dynamic segment that will be explained in Section 2.2. Figure 2 shows an encoded frame in a static segment that will be explained in Section 2.2. A TSS initiates connection setup through the FlexRay bus. A sender node generates a TSS that is composed of a continuous LOW for a period specified by a FlexRay parameter. An FSS appears after the TSS. An FSS compensates for a possible quantization error in the first BSS. An FSS is composed of a HIGH signal for a bit time. A BSS offers bit stream timing information to receiver nodes. The BSS shall be composed of both a HIGH signal for a bit time and a LOW signal for a bit time. Each byte of raw data shall be sent on the bus as an encoded byte sequence that consists of one BSS followed by eight bits of raw data. An FES marks the end of the last encoded byte of a frame. The FES shall be composed of both a LOW signal for a bit time and a HIGH signal for a bit time.
Timing Hierarchy
In the FlexRay specification, the timing hierarchy consists of four timing hierarchy levels: communication cycle level, arbitration grid level, macrotick level, and microtick level. Figure 3 shows an overview of the timing hierarchy in the FlexRay specification.
A communication cycle is defined as one complete instance of the communication structure that is periodically repeated to comprise the media access method of the FlexRay communication system. A communication cycle consists of four different time segments: static segment, a dynamic segment, a symbol window, and a network idle time at the communication cycle level. The static segment is a period of time during which all frames are arbitrated and sent with the TDMA scheme. The TDMA scheme is generally a channel access method for shared channel networks. It temporally divides a channel into time slots each of which can be used only by a specified communication message. The FTDMA scheme is used to arbitrate transmissions in a prioritybased fashion within a dynamic segment. A symbol window is a communication period during which the network is diagnosed with a symbol. A network idle time is a communication-free period and is utilized for adjusting time deviation. This paper focuses only on the static segment that is essential to realize hard real-time applications in automotive products.
The next lower level is the arbitration grid level. There exist two types of time grids: a static slot and a minislot. A static segment consists of one or more consecutive static slots. A dynamic segment consists of zero or more consecutive minislots.
The next lower level is the macrotick level. There exist only one time unit, that is a macrotick, at the macrotick level. A macrotick is the smallest granularity unit of the global time in the FlexRay communication system. A static segment or network idle time consists of one or more macroticks. A dynamic segment or symbol window consists of zero or more macroticks, which means that system designers may optionally use a dynamic segment and symbol window. An action point shown in Fig. 3 is the time at which a transmitter begins to transmit a FlexRay frame.
The microtick level is the lowest level of the timing hierarchy in the FlexRay specification. The macrotick level is defined by microticks. A microtick is a time unit of local time in each node.
Media Access Control
The FlexRay protocol specifies that media access control stands on a recurring communication cycle. As pointed out in Section 2.2, a communication cycle contains a static segment and a dynamic segment. The static segment offers the TDMA scheme. By contrast, the dynamic segment offers the FTDMA scheme.
We simply review the TDMA scheme for static segments. Each and every frame shall have its own frame identifier. The FlexRay network system has a slot counter whose value is initialized with zero and is incremented by one when the next time slot comes. A frame may be transmitted if the value of the slot counter and the frame identifier of the frame come to match. The value of the slot counter is reinitialized with zero after a static segment.
The FlexRay standard specifies that any static slot consists of an identical number of macroticks. This implies that the size of a frame must be a global constant within a static segment. 
Bus Bandwidth Minimization
This section discusses the reduction of the operating frequency of a FlexRay communication bus in order to reduce the cost of fabricating an in-vehicular network. The reduction of the operating frequency of a FlexRay communication bus contributes to cost reduction as low operating frequency enables one to choose slow and cheap wire harness for producing a communication system. This section formalizes a bus bandwidth minimization in which we minimize the operating frequency of a communication bus under hard real-time constraints on the assumption that each and every signal is uniquely mapped to its own time slot of TDMA scheme.
Problem Formulation
A communication signal is defined as the behavioral characteristic of a node that sends a constant size of data periodically. An instance of a communication signal is defined as a communication message. A communication message requires to be divided into frames if the communication message is larger than a payload segment of a frame. We mainly focus on a TDMA network system in which sender node N requires to send S bit data every C time units and also requires to complete transmitting it within time D. We characterize the behavior of a sender node by a 4tuple (N, C, D, S ).
We now assume a TDMA system in which a set of signals S = {s 1 , s 2 , · · · , s Nsig } are sent via a static segment which consists of a set of static slots T = {t 1 , t 2 , · · · , t Nsig }. We assume that each and every signal is uniquely mapped to its own time slot. Let the bandwidth be w bps for the TDMA network. The minimization of bandwidth w contributes to reducing the cost for network hardware. Signal s i is characterized by a 4-tuple (N i , C i , D i , S i ). We assume that signal s i is always assigned to a single static slot t i .
As shown in Fig. 1 , a frame consists of a header segment of B h bits, a payload segment of P bits, and a trailer segment of B t bits. The size of a frame F in bits is
The size of an encoded frame in bits is formulated as follows:
where TSS, FSS, BSS, and FES are the numbers of bits for a TSS, an FSS, a BSS, and an FES respectively. For simplicity we focus only on a static segment in calculating time for a communication cycle though a communication cycle may consist of four parts: a static segment, a dynamic segment, a symbol window, and a network idle time. We assume that a communication cycle consists of a static segment. Consequently, a communication cycle t cc is equal to the time for all static slots and is formulated as follows.
We send a communication message in the form of frames. Figure 5 shows how a communication message is sent with frames. First of all, waiting time occurs before the first frame is sent with the corresponding static slot. Let the worst-case waiting time be equal to a communication cycle t cc on the assumption that the time difference between the time at which a transmission request arrives and the time at which the first static slot begins is unknown. Time for sending frames follows the waiting time. The time for sending all frames is formulated as follows.
The worst-case latency to transmit a communication message of signal i, l i , is the summation of the worst-case waiting time and the time for sending all frames of a communication message as shown in the following equation. 
The worst-case latency l i must be less than or equal to D i in order to satisfy the hard deadline constraint. From Eq. (6) the following constraint is introduced.
The mathematical model is finally built as follows.
Minimize the cost function w subject to
Variables
• w is a real variable.
Linearization
We assume that various bandwidths are available to use. A finite set of bandwidths W = {W 1 , W 2 , · · · , W Nbw } is given. We introduce the following binary variable x j to indicate whether or not the bandwidth W j is adopted.
The bandwidth of a TDMA bus is now formulated as follows.
A single bandwidth must be chosen for the TDMA bus and the following constraint is introduced.
From Eqs. (9) and (10), the inverse of variable w is also formulated as follows.
From Eq. (11), Eq. (7) is transformed as follows.
The integer linear programming (ILP) model is given as follows.
Minimize the cost function w = j W j x j subject to ( 1 ) 
Payload Size Optimization
This section presents a bandwidth minimization problem in which an optimal payload size is sought out under hard real-time constraints so that the bandwidth of a FlexRay bus is minimized.
Problem Formulation
In the previous section we treated the payload size as a constant. In this section, we treat the payload size as a variable. We use notation p for the variable payload size for further bandwidth reduction of a FlexRay bus. The FlexRay standard clearly states that designers may use a payload size of an even number between 0 to 254 bytes [3] . It also states that all static slots consist of an identical number of macroticks. This indicates that the payload size is identical among all frames of communication messages. Payload size optimization probably reduces the bandwidth of a bus as it is expected to reduce the unused part of a payload segment. The size of a frame is now formulated in the same way for Eq. (1) as follows.
The size of an encoded frame is now formulated in the same way for Eq. (2) as follows.
A communication cycle t cc is formulated in the same way for Eq. (4) as follows.
The worst-case latency to transmit a communication message of signal i, l i is formulated in the same way for Eq. (6) as follows.
A hard real-time deadline constraint is formulated in the same way for Eq. (7) as follows.
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The mathematical programming model is given as follows.
Linearization
We assume that a finite set of integers P = {P 1 , P 2 , · · · , P Npl } is given as available payload sizes in static segments. We introduce a new binary variable as follows.
A single payload size must be chosen. Therefore, the following constraint is introduced.
The variable p is formulated using variable y k as follows.
From Eqs. (19) and (20) the inverse of variable p is formulated as follows.
Nonlinear term S i p is linearized using variables y 1 , · · · , y k as follows.
From Eqs. (11), (20) and (22), constraint (17) is transformed as
where
We introduce a new binary variable z j,k to linearize x j y k as follows.
The constraint (23) is finally transformed using the variable z j,k as follows.
The ILP model is finally given as follows.
Minimize the cost function w = j W j x j subject to ( 1 ) j x j = 1.
( 2 ) k y k = 1.
• y k is a binary variable.
• z j,k is a binary variable.
Experiment
This section quantitatively discusses the effectiveness of our bandwidth minimization approach.
Experimental Setup
We developed a program which produces an ILP model that is shown in the previous section. The file format of the ILP model is the LP format. We coded the program in the Perl language. We inputted the ILP model into the IBM ILOG CPLEX 12.3 [4] so that we obtained an optimal bus bandwidth and payload size. We run the CPLEX on a PC whose CPU was an Intel Core i7-X980 (3.33 GHz). We adopted the SAE benchmark signal set which gave communication requirements in an automotive embedded system. Further detail in the SAE benchmark signal set should be referred to Kutlu's paper [5] . The SAE benchmark contains 53 types of signals. We hypothetically made 10 benchmark sets using the SAE benchmark as shown in Table 1 . In the table, benchmark set b n contains n copies of the SAE benchmark signal set. We adopted Park's network parameters as shown in Table 2 [6] . We assumed that there was no channel idle time just after a channel idle delimiter.
We assumed that one of the the even numbers of bytes between 0 and 254 was available to use as the size of a payload segment of a frame. We also assumed that the bandwidths, 1, 2, 3, 4, 5, 6, 7, 8, 9, and 10 MHz, were available to use as the bandwidth of a FlexRay bus. 
Experimental Results
We optimized a payload size for all benchmark signal sets given in Table 1 . All optimization processes were finished within a second. It was infeasible to obtain a solution for benchmark b 7 . Benchmark b 7 would require a bandwidth more than 10 Mbps on the assumption that each and every signal is uniquely mapped to its own time slot of the TDMA scheme. Figure 6 shows the bandwidths obtained by solving ILP models. The more signals a signal set includes, the higher bandwidth it requires. Figure 6 means that the bandwidth required in an application varies depending on a signal set. For example, the required bandwidth is not 10 Mbps, which is a typical bandwidth of a FlexRay bus, but 2 Mbps for benchmark b 1 ! Our design approach achieved an 8 Mbps lower bandwidth for benchmark signal set b 1 than the typical bandwidth the FlexRay specification assumes. Our design methodology is very effective in reducing the operating frequency of a bus by building a FlexRay network of a small number of signals.
Related Work
Several design approaches have been proposed for FlexRay networking systems [6] , [7] , [8] . Table 3 summarizes the related work. Table 3 shows whether or not each approach considers design objectives: bandwidth, the number of signals that meet deadline constraints, extensibility for developing future products, and the bandwidth utilization rate.
Park et al. focused on maximizing the number of signals that satisfy their own deadline constraint [6] . They optimized the size of a payload segment and the time for a communication cycle so that they maximized the number of signals whose deadline was met under the condition that the bandwidth was a constant. They mainly assumed a situation that all of the given deadlines cannot be satisfied with a communication bus. In fact, their approach is [7] . They maximized a bandwidth utilization rate so that they could transmit as much data as possible. Schmidt's idea is close to ours. Their approach, however, is different from ours in terms of regarding the bandwidth as a constant. While the bandwidth of a bus is treated as a constant, the fabrication cost of wire harness cannot be reduced.
Zeng et al. introduced a measurement, i.e. the extensibility of a communication mechanism that is defined as the number of free communication slots [8] . They insisted that maximizing the extensibility measurement alleviates a future task in developing a new car. We think that the design cost reduced by Zeng's approach is smaller than the fabrication cost reduced by our approach especially in mass production. Zeng's approach would be effective in a circumstance that the design cost is dominant. Their approach is probably effective in producing a small volume of cars.
Concluding Remark
We proposed a design methodology in which system designers minimize the operating frequency of a bus under hard realtime constraints on the assumption that each and every signal is uniquely mapped to its own static slot within a communication cycle. Our design methodology contributes to cost reduction because system designers can choose a slower and cheaper wire harness. Our experimental results showed that our optimization technique lowered the operating frequency of a bus for given benchmark signal sets. Compared with the typical bandwidth of the FlexRay, that is 10 Mbps, our design methodology achieved onefifth of the typical bandwidth for the SAE benchmark. The fact is quite instructive to future revision in the next FlexRay specification standard that the reduction of an operating frequency of a bus helps system designers to reduce the cost of their system. The next FlexRay standard should specify that system designers are given a sufficient number of operating frequencies of a bus to reduce their fabrication cost. Our design methodology accelerates the FlexRay system to be applied to mass-produced cars whose fabrication cost must be competitive. Our future work includes the extension of our design paradigm to a cycle-multiplexing mechanism that assumes that system designers may map a signal to one or more static slots within 64 communication cycles.
